

- Bulk of NMOS connected to ground and bulk of PMOS connected to V_{DD} .
- Specify your assumptions. Justify your answers. Unless specified, assume all MOSFET are biased in saturation region.
- Label your sketches properly. All symbols have usual meaning.
- Unless Given specifically, Take :- $V_{DD} = 3.3V$,
For NMOS device ($\mu_n C_{ox} = 140 \mu A/V^2$, $V_T = 0.7 V$, $\lambda = 0.1 V^{-1}$) and for PMOS device ($\mu_p C_{ox} = 40 \mu A/V^2$, $V_T = -0.8 V$, $\lambda = 0.2 V^{-1}$).
- All parts of the same question should be done together. Marks will be deducted for wrong units. Your answers must be justified with proper reasons.

Q1(A): For the circuit shown in figure 1, $|V_A| = 100 V$ and $V_{CE(Sat)} = 0.2 V$ (for all transistors), $I_{REF} = 100 \mu A$, transistors Q3, Q4, Q5 and Q6 has $\beta = \infty$, while transistors Q1 and Q2 have $\beta = 100$, $C_L = 1pF$, $R_{sig} = 10 K\Omega$.

- Find R_{in} seen at the base of transistor Q1.
- Find the low frequency gain (v_o/v_{sig}).
- Find upper and lower voltage swing at V_o .

(3+3+2=8M)




Figure 1

Q1(B): (i) For the circuit shown in figure 2, find I_{o1} and I_{o2} in terms of I_{REF} . Assume all transistors are matched.

- Use this idea to design a circuit that generates currents of 1 mA, 2 mA, and 4 mA using a reference current source of 7 mA assuming $\beta = \infty$. What are the actual values of the currents generated for $\beta = 50$?

(3+3+3=9M)




Figure 2

Q1(C): For the circuit shown in figure 3 assume that for the BJTs $\beta = 100$ and $|V_A| = 100 V$, $|V_{BE}| = 0.7 V$ and MOSFET has $W/L = 14.3$, also $I = 100 \mu A$ and $V_{BIAS} = +1 V$. Assume that the output resistance of current source I is equal to the output resistance of its connected circuit and current-source $2I$ is ideal. For this circuit, calculate:

- The voltage at the node between Q1 and Q2.
- g_m and r_o for each device.
- The maximum allowable value of v_o .
- The output resistance.
- The voltage gain. (v_o/v_i).

(2+2+1+2+4=11M)

Figure 3

Q2: For the circuit given in figure 4, $W_1 = W_2 = W_3 = W_4 = W_5 = W_6 = 10 \mu m$, $L = 1 \mu m$. (for all transistors), $I_{REF} = 50 \mu A$, (Assume: $\gamma = 0$)

- Calculate equivalent transconductance (G_m), output resistance (R_{out}).
- Calculate voltage gain (v_{out}/v_{in}).
- Also calculate upper and lower signal swing.
- If V_{in} and V_b are interchanged than find expression for voltage gain (v_{out}/v_{in}) intuitively.

(4+2+2+3=11M)




Figure 4




Figure 5




Figure 6

Q3: For the circuit given in figure 5, (Assume: $\gamma=0$, $V_{DD}=1.8$ V, $|V_{ov,n}|=|V_{ov,p}|$)

- Find the expression for voltage gain (v_{out}/v_x) , (v_x/v_x) , (v_x/v_m) .
- If this circuit is biased by using a appropriate dc source at V_{in} , then find the value dc bias voltage V_x in order to obtain symmetrical signal swing at V_x . Also calculate upper and lower signal swing at V_x .

(6+4=10 M)

Q4: For the circuit shown in figure 6.

- Find out the expression of differential voltage gain $|A_d|$ (intuitively) at very low and high frequency.
- Find out the expression of common mode gain $|A_{cm}|$ (intuitively) at very low and high frequency.

(3+3=6 M)

Q5: It is required to design a cascode amplifier to provide a dc voltage gain of 66 db and utilizing NMOS transistors for which $V_A=10$ V, $W/L=10$, $\mu_n C_{ox} = 200 \mu A/V^2$, $C_{gd}=0.1$ pF, $C_L=1$ pF. Assuming that $R_L=R_{out}$

- Determine the overdrive voltage and drain current at which the MOSFETs should be operated. Neglect the body effect.
- Find the unity gain frequency and 3-db frequency.
- If the cascode transistors is removed and R_L remains unchanged. What will the dc gain become?

(4+4+3=11M)

Q6: A common source amplifier is specified to have $g_m=5$ mA/V, $r_o=40$ k Ω , $C_{gs}=2$ pF, $C_{gd}=0.1$ pF, $C_L=1$ pF, $R_{sig}=20$ k Ω , $R_L=40$ k Ω

- Calculate the low frequency small signal voltage gain (A_m) of this amplifier.
- Now use Open circuit time constants to estimate the -3db frequency (f_H) of the amplifier. Hence determine the gain bandwidth product.
- If a 500 Ω resistance is connected in the source lead, find the new values of A_m , f_H and the gain bandwidth product. Assume $g_{mb}=1$ mA/V.
- Also sketch and label bode magnitude and phase plot for part (ii) and part (iii) considering only dominant pole.

(3+4+6+3=16M)

MM: 28

- Bulk of NMOS
- Specify your
- Label your s
- Unless Given
- For NMOS
- $V_T = -0.8$ V
- All parts of t
- justified with

- Q1: For the amplifi
- 1.4 V and total power
- Given: $(W/L)_{4-7} = 10$
- Calculate the DC
 - Find out (W/L) r
 - What are minim
 - Calculate the vo

- Q2: For the amplifi
- $g_{m1}=g_{m2}=1$ mA/V.
- Identify the type
 - Find feedback f
 - Find voltage g
 - Find output res

MM: 28

- Bulk of NMOS connected to ground and bulk of PMOS connected to V_{DD} .
- Specify your assumptions. Justify your answers. Unless specified, assume all MOSFET are biased in saturation region
- Label your sketches properly. All symbols have usual meaning
- Unless Given specifically, Take :- $V_{DD} = 3.3V$,
For NMOS device ($\mu_n C_{ox} = 140 \mu A/V^2$, $V_T = 0.7 V$, $\lambda = 0.1 V^{-1}$) and for PMOS device ($\mu_p C_{ox} = 40 \mu A/V^2$, $V_T = -0.8 V$, $\lambda = 0.2 V^{-1}$).
- All parts of the same question should be done together. Marks will be deducted for wrong units. Your answers must be justified with proper reasons.

Q1: For the amplifier circuit shown in figure 1, Overall output voltage swing is 1.4 V and total power dissipation is 5 mW.

Given: $(W/L)_{M7} = 100$ and $(W/L)_{M1} = (W/L)_{M2} = (W/L)_{M3}$.

- Calculate the DC bias level of the output (V_{out}) and bias voltage V_{b1} and V_{b2} .
- Find out (W/L) ratio of transistor M1.
- What are minimum and maximum allowable input CM level.
- Calculate the voltage gain (V_{out}/V_{in}), common-mode gain and CMRR.

(6+2+4+8=20M)




Figure 1

Q2: For the amplifier circuit shown in figure 2, $R_{D1} = R_F = R_{S1} = R_{D2} = 10K$, $g_{m1} = g_{m2} = 1mA/V$.

- Identify the type of feedback topology.
- Find feedback factor β .
- Find voltage gain with feedback ($A_f = V_o/V_i$).
- Find output resistance with feedback (R_{of}).

(1+2+3+2=8M)




Figure 2

Birla Institute of Technology and Science, I semester 2012-2013
EEE C424/INSTR C313, Microelectronic Circuits ,
Comprehensive Examination

Total Time: 3 hrs.

M.M = 110

Part A (open book)

Max. Marks=25, Time: 40 min.

ID No.

Write to the point answers. No partial marking







Q1. What is input resistance R_{in} (looking into the gate) of a diode-connected MOS transistor. Now, what is output resistance R_{out} of this transistor with source degeneration resistor R_s ?

Q2. When a common-drain stage is added between a common-source stage and a load resistor of 50 ohms, what will be the effect on overall voltage gain and why?

Q3. Consider fig. Q3, Sketch and label I_x versus V_x as V_x varies from 0 to V_{dd} . Identify important transition points on the sketch.

Q4. Consider a bias voltage generator circuit shown in Fig. Q4, Determine the value of V_2 and V_{dd} required for this circuit to operate. Given: $\lambda_n = \lambda_p = 0$, $V_{sb} = 0$, $I_{bias} = 200 \mu A$, $(W/L)_1 = 5$, $(W/L)_2 = 3$, $(W/L)_3 = 11$, $\mu_n C_{ox} = 140 \mu A/V^2$, $V_{tn} = 0.7 V$, $\mu_p C_{ox} = 40 \mu A/V^2$, $V_{tp} = -0.8 V$

Q5. Consider the circuit given in fig. Q5, If the overall capacitance at node V_{out} is dominated by $C_L = 1 pF$ and if $r_o = 200 k\Omega$ and $g_m = 600 \mu A/V$ for all transistors, determine the value of R_{out} & hence ω_{-3dB} ?




Q6. Consider a circuit shown in Fig. Q6. Determine the value of R_E and hence find out the maximum value of R_C for the BJT to remain in the active mode. Given: $\beta = 100$, $V_{BE} = 0.7V$, $I_C = 2mA$, $V_{CE(SAT)} = 0.2V$.

Ans.



Q7. Identify type of feedback for circuit shown in Fig. Q7.

Ans.



Q8. An amplifier having forward gain of 1000 and two poles at 1MHz and 10MHz. calculate the phase margin of a unity gain feedback amplifier.

Q9. Sketch and Label a pMOS cascode amplifier with a complete nMOS cascode current mirror load. Assume I_{ref} of the current mirror is ideal.

Q10. For the cascode amplifier of Question 9, Determine the value of overall output resistance R_{out} . Given $r_o = 200k\Omega$ and $g_m = 600\mu A/V$ for all transistors.

Ans.


- Instructions-
- State your assumptions clearly
 - All parts of the same question should be answered with proper reasons.
 - Sketches should be properly labeled.
 - Take $\gamma = \lambda = 0$ in drain current equation.
 - NMOS connected to ground and PMOS connected to V_{DD} .

Unless mentioned in question, use --
for NMOS device: $\mu_n C_{ox} = 100\mu A/V^2$
for PMOS device: $\mu_p C_{ox} = 40\mu A/V^2$

- Q1. In multistage amplifier and $R_{sig} = 20k\Omega$. (Given: $I_{bias} = 100\mu A$)
- Calculate the low frequency gain.
 - Use the miller Approximation and estimate their values.
 - Sketch and label Bode plots for the amplifier.
 - Now, using sketch of Bode plots, estimate the phase margin.
 - Redraw the sketches of Bode plots.

- Q2. For the circuit shown in Fig. Q2, the input capacitance is C_L at output and the source is nearly ideal source. Using intuitive analysis, Without V_{out1} -M7 connected
- Sketch and label high frequency model
 - Write the expression for the overall gain (V_{out}/V_{in})
 - Write the expression for the zero frequencies
 - Hence, Write the transfer function ($V_{out2}(s)/V_{in}(s)$)
- With V_{out1} -M7 connected
- Write the expression for the overall gain (V_{out}/V_{in})
 - Write the expression for the zero frequencies

and hence find out
Given: $\beta = 100$,



z and 10MHz. calculate the phase

nMOS cascode current mirror

output resistance R_{out} of

Part-B

Max. Marks=85, Time: 2 hr. 20 min.

- Instructions:
- State your assumptions clearly. All symbols have their usual meaning. Question paper has total - 5- questions
 - All parts of the same question should be done together. Marks will be deducted for wrong units. Your answers must be justified with proper reasons.
 - Sketches should be properly labeled. Marks would be deducted for calculation mistakes. Use subscripts to distinguish between different transistors
 - Take $\gamma = \lambda = 0$ in drain current calculations unless necessarily required or specified in the question. Wherever not shown, take bulk of NMOS connected to ground and bulk of PMOS connected to V_{DD} . Use square law for MOS transistor. Ignore wiring capacitance.

Unless mentioned in question specifically, assume all MOS transistors are biased in saturation

Unless Given in question, use -- $V_{DD} = 3.3V$,
for NMOS device: $\mu_n C_{ox} = 140 \mu A/V^2$, $V_T = 0.7V$, $\lambda = 0.2 V^{-1}$, $C_{ox} = 0.38 pF/\mu m^2$, $L_{min} = 1 \mu m$
for PMOS device: $\mu_p C_{ox} = 40 \mu A/V^2$, $V_T = -0.8V$, $\lambda = 0.2 V^{-1}$, $C_{ox} = 0.38 pF/\mu m^2$, $L_{min} = 1 \mu m$

Q1. In multistage amplifier shown in fig. Q1, transistor M1 and M3 has $C_{gs} = 2 pF$, $C_{gd} = 0.1 pF$, $C_L = 1 pF$, $g_m = 5 mA/V$ and $R_{sig} = 20 k\Omega$. (Given: $I_{bias} = 50 \mu A$, $V_{An} = |V_{Ap}| = 2V$).

- Calculate the low frequency small signal voltage gain for the circuit given below in decibels.
- Use the miller Approximation to calculate number of poles and zeros associated with the circuit intuitively and estimate their values in rad./sec. Include MOS capacitances
- Sketch and label Bode magnitude and phase plot which should be qualitatively correct using only pole frequencies.
- Now, using sketch of part(c), approximately calculate Phase Margin (Assume feedback factor=1)
- Redraw the sketches of part(c), when transmission zero frequencies are included in the plots.

[20]




Fig Q1

Q2. For the circuit shown in fig. Q2, load capacitance is C_L at output node/ nodes, I_{SS} is nearly ideal source.

Using intuitive analysis--

Without V_{out1} -M7 connection--- $V_{out} = V_{out1} - V_{out2}$

- Sketch and label high frequency small signal model
- Write the expression of low frequency voltage gain (V_{out}/V_{in})
- Write the expression of all pole and transmission zero frequencies
- Hence, Write the expression for transfer function ($V_{out2}(s)/V_{in}(s)$)

With V_{out1} -M7 connection---

- Write the expression of all pole and transmission zero frequencies
- Hence, Write the expression for transfer function ($V_{out2}(s)/V_{in}(s)$)




Fig Q2

[13]

Q3. Consider the current mirror load differential amplifier of fig Q3 having trans-conductance mismatches in transistor M1 and M2. Also for differential operation $V_{in1} - V_{in2} = V_{id}$ and for common mode operation $V_{in1} = V_{in2} = V_{cm}$

a) Find the expression for low frequency A_{cm} , A_{dm} and CMRR and then calculate their value using parameters given as r_{o1} and r_{o2} are very high for the input transistors, $g_{m1} = 1.001 \text{ mA/V}$, $g_{m2} = 0.999 \text{ mA/V}$, $g_{m3} = g_{m4} = 1 \text{ mA/V}$, $r_{o3} = r_{o4} = 100 \text{ K}\Omega$, $r_{o5} = 50 \text{ K}\Omega$

b) Modify the given circuit to increase CMRR. Justify.
(Note: The bias current is fixed and only one reference current source should be used to bias all the transistors).




Fig Q3

Q4. For the circuit given in Fig Q4, C1 behaves as short circuit for the signal frequencies of interests. The circuit can accommodate the maximum input voltage level close to V_{DD} .

(Given: The bias current in all transistors are $200 \mu\text{A}$. The $(W/L)_p = 250$ and $(W/L)_n = 71.5$, assume I_1 and I_2 are nearly ideal current sources). Here assume $V_{tn} = |V_{tp}| = 0.3 \text{ V}$

- What relationship of gate source voltages of M_1 , M_2 , M_3 , and M_4 guarantees M_1 in saturation for all values of V_{in} .
- Calculate the output signal swing and Maximum allowable dc level at V_x .
- Sketch and label small signal model at low frequency. Calculate the low frequency small signal voltage gain approximately.




Fig Q4

Q5. Fig. Q5 shows a series-shunt amplifier with a feedback factor. The amplifier is designed so that $v_o = 0$ for $v_i = 0$, with small deviations in v_o from 0 V dc being minimized by the negative feedback action. The technology utilized has $k_n = 2 k_p = 120 \mu\text{A/V}^2$, $|V_t| = 0.7 \text{ V}$, $\lambda = 0.04 \text{ V}^{-1}$. Assume that the current sources are nearly ideal

- With the feedback loop opened and the gate terminals of Q_1 and Q_2 grounded, Find the g_m and r_o of each of the five transistors. Ignore the mismatch in I_D between Q_1 and Q_2 arising from their different drain voltages.
- Also find the dc voltage at the output. (Neglecting λ_{effect} in I_D equation).
- Find the value of open loop gain $A (= v_o/v_i)$.
- Find the gain with feedback, A_f , and the output resistance with feedback R_{outf} .
- Modify the circuit to realize a closed loop voltage gain of 5 V/V .




Fig Q5

Date: 8-10-2012, Monday
Time: 90 min

Mid-

Constants (in free space) $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$

∇^2 (in cylindrical coordinate) =

∇^2 (in spherical coordinate) = $\frac{1}{r^2} \frac{\partial}{\partial r} (r^2 \frac{\partial}{\partial r}) + \frac{1}{r^2 \sin \theta} \frac{\partial}{\partial \theta} (\sin \theta \frac{\partial}{\partial \theta}) + \frac{1}{r^2 \sin^2 \theta} \frac{\partial^2}{\partial \phi^2}$

Q6. (a) Given that electric displacement density at $(1, \pi/4, 3)$ and the total charge enclosed by a sphere of radius 2 m .

(b) Show that $\nabla \times \vec{H} = \vec{J}$ is not applicable for EM waves in a medium.

(c) Determine the relaxation time of a capacitor to decay to 1% of its initial value in a parallel plate capacitor.

(d) Calculate the circulation of the magnetic field defined by $0 \leq r \leq 2, 0 \leq \phi \leq 60^\circ$.

(e) A microwave oven is used to heat a loss tangent of 0.35 at 2.45 GHz . 250 V/m is used. Find the average power density.




Fig.1

Q7. (a) Suppose that a 10-turn coil is oriented parallel to the x- and y-axes. Find the flux induced and the induced EMF.

(b) In a cylindrical coordinate system, the positive z-direction is the direction of the magnetic field.


(i) If $\vec{B} = a_r 0.2 \cos \phi$

Device Given specifically:
For NMOS device: $\mu_n C_{ox} = 100 \mu A/V^2$, $V_t = 0.7 V$, $\lambda = 0.1 V^{-1}$, $C_{ov} = 30 fF/\mu m^2$
For PMOS device: $\mu_p C_{ox} = 40 \mu A/V^2$, $V_t = -0.7 V$, $\lambda = 0.1 V^{-1}$, $C_{ov} = 30 fF/\mu m^2$

NOTE:


- Given specified in question.
- Ignore γ in drain current equation.
- Bulk of trans connected to ground and bulk of pmos connected to Vdd. Specify your assumptions. Justify your answers.
- Unless specified, assume all MOSFET are biased in saturation region. Label your sketches properly. All symbols have usual meaning. Assume matching of transistors wherever necessary.

Q.1(a) Consider a MOSFET carrying a drain current (I_D) of 1mA with $V_{DS} = 0.5 V$ in active region. Determine the change in I_D if V_{DS} rises to 1V and $\lambda = 0.1 V^{-1}$. What is device output impedance r_o ? Assuming $\lambda \propto 1/L$, calculate the change in I_D and output impedance if both Width and Length are doubled.




Q1(b) For the Fig.1(i), $V_{DS} = V_{DSsat} = 3V$, $\lambda = 0.1 V^{-1}$
(i) Find the voltage V_{GS} if the transistor is in saturation at $I_D = 2mA$ and $V_t = 1V$.
(ii) Determine minimum value of drain-source voltage of M1 to remain in saturation region.
(iii) Now a resistor R is inserted between Vdd and drain terminal of M1. For result of part (ii), find the value of R.
(iv) Using above results, if current source I requires a voltage of 2V across it, determine the value of R that can be inserted between source terminal of M1 and current source.

Q-2 Consider the circuits given in Fig.2.
a) Redraw the given circuit in Fig. 2(a) for very low frequency operation. Find the expression of voltage gain (V_{out}/V_{in}) for the new circuit intuitively.
b) Redraw the circuit in Fig. 2(a) for very high frequency operation. Draw small signal model of new circuit and find expression of voltage gain (V_{out}/V_{in}). Ignore parasitic capacitances.
c) The circuit shown in Fig. 2(b) has a bias current (I_{bias}) of 100 μA and W/L values for all the transistors are 10. Calculate values of small signal voltage gain (V_{out}/V_{in}) and output voltage swing. Assume $\gamma=0$ and $\lambda=0$.



Q-3 For the circuits shown in Fig.3 (a, b, c, d, e, f, g, h, i, j), assume all transistors have same β_n and β_p , I_{bias} , W/L, and α_{Cox} . Ignore γ .




Answer the following to the point (very brief) (please answer in same sequence):
a) For Fig. 3a, write expression for d.c voltage at node vout.
b) For Fig. 3b, write the expression for resistance at node vout.
c) For Fig. 3c, write the expression for d.c voltage ($V_{in}-V_{out}$).
d) For Fig. 3d, write the expression for OCMR.

(OUTPUT COMMON MODE RANGE)

- For Fig. 3g, write the expression for ICMR (INPUT COMMON MODE RANGE).
- For Fig. 3e, sketch and label common mode half circuit.
- For Fig. 3h, write the expression for output voltage swing.
- For Fig. 3f, write the expression for G_m .
- For Fig. 3e, write the expression for resistance at node Vout.
- For Fig. 3d, write the expression for low frequency small signal voltage gain.
- Re-evaluate part (j) if voltages V_{in} and V_b are swapped.
- Identify type of feedback in Fig. 3i.
- For Fig. 3j, write the expression for voltage swing in differential mode of operation.
- Write the expression for feedback factor β in Fig. 3i.
- For Fig. 3h, write the expression for d.c voltage at node Vout.
- For Fig. 3e, write the expression for G_m .


[30]

Q4(a): In the system shown in figure 4 a, the System on Chip and peripheral circuitry operates at different voltage levels. In order to make signals level compatible with each other interface circuits are required as shown in given figure.



Assume $I_{bias} = 0.5mA$ is the current flowing through each interface circuit also values of $\mu_n C_{ox} = 134 \mu A/V^2$, $\mu_p C_{ox} = 38 \mu A/V^2$, $V_{tn} = 0.7V$, $V_{tp} = -0.7V$, $V_{DD} = 3V$. Wherever required, assume basic current mirror load with $V_{DS} = 0.3V$.

- Choose the appropriate amplifier circuits as per the requirement shown in figure. Write its name.
- Replace the both interface circuits blocks with the transistor level implementations of amplifier.
- Now design your chosen amplifier as per the specification required.



Q4(b): For the circuit given in figure 4(b), consider following parameters: $\lambda=0$, $R_s=200\Omega$, $C_{gs}=250fF$, $C_{gd}=100fF$, $g_m=150 \mu S$, $R_D=2K\Omega$.

- Calculate, low frequency voltage gain (V_{out}/V_{in}) of the amplifier.
- Also, calculate the number of poles and zeros, frequency intuitively, and identify the dominant pole.
- Now, plot the frequency response (both magnitude and phase plots) up-to 10^5 rad/s of the amplifier appropriate labeling (not to the scale but qualitatively correct).

Q5: The amplifier circuit shown in figure 5, has the current source I_{SS} of 200 μA with very high R_{SS} resistance. It requires the minimum voltage of 0.2 V. Given: (W/L)_n = 100, calculate the values of following using the intuitively (Assume $\gamma=0$), $I(M_2) = 100\mu A$.

- Input common mode range (ICMR)
 - Overall output voltage swing at V_{out1} .
 - Overall low frequency differential voltage gain ($A_d = V_{out2}/V_{in}$) using intuitive method.
 - Assuming the unity feedback, determine frequency (in rad/sec) for which phase margin is 45°.
- (Given: The sum of all parasitic capacitances at node V_{out1} is $C_{out1} = 200 fF$, sum of all parasitic capacitances at node x' or y' node is 10 fF, the external capacitance $C_x = 500 fF$. Also draw approximate Bode magnitude plot assuming a 2 dominant pole system (not to the scale but qualitatively correct).)
- If a compensating capacitor of $C_c = 0.5 nF$, is connected between nodes V_{out1} & node V_{out2} , then find the new locations of dominant poles of part (iv).
 - At the frequency obtained in part (iv), determine the new phase angle.




Fig.5 [20]